

P2 Digital Electronics

Lecture 8: Digital to Analogue and Analogue to Digital Conversion

Mark Cannon

mark.cannon@eng.ox.ac.uk


Trinity Term 2026

Overview of lectures



1. Logical functions and logic gates
2. Low level logic design
3. Binary number representation
4. Binary arithmetic
5. Integration of digital logic components
6. Memory and sequential circuits
7. Design of sequential logic
- 8. Data converters: analogue to digital / digital to analogue**

Please send feedback, comments and corrections to mark.cannon@eng.ox.ac.uk

Data converters



Digital-to-analogue converter (DAC) specification




DAC is specified by:

1. the number of bits in the input **word**
2. the **full-scale (FS)** or maximum output voltage

It usually provides a linear relationship between the input binary sequence and the analogue voltage output

DAC architecture



$$V_{out} = -R_3 \left(\frac{V_1}{R_1} + \frac{V_2}{R_2} \right)$$

Suppose we have a two-bit input, represented by V_1 and V_2

Set $R_3 = R_2 = 2R_1$, then


$$V_{out} = -2V_1 - V_2$$

V_2	V_1	V_{out}
0	0	-0V
0	1	-1V
1	0	-2V
1	1	-3V


Terminal voltages

DAC architecture: 4-bit ladder

Input: $b_3b_2b_1b_0$



4-bit DAC operation



Set $R = 2R_F$:

Current into the feedback loop:

$$I_{in} = V_{REF} \left(\frac{b_3}{R} + \frac{b_2}{2R} + \frac{b_1}{4R} + \frac{b_0}{8R} \right)$$


Voltage at output:

$$V_{out} = -\frac{R_F}{R} V_{REF} \left(b_3 + \frac{b_2}{2} + \frac{b_1}{4} + \frac{b_0}{8} \right)$$


$b_3b_2b_1b_0$	V_{out}/V_{REF}
0000	0
0001	-1/16
0010	-2/16
0011	-3/16
0100	-4/16
0101	-5/16
0110	-6/16
0111	-7/16
1000	-8/16
1001	-9/16
1010	-10/16
1011	-11/16
1100	-12/16
1101	-13/16
1110	-14/16
1111	-15/16

4-bit DAC limitations

- ▷ Needs an accurate constant reference voltage V_{REF}
 - ⇒ must be low-noise to get low-noise output
- ▷ Variable current is drawn from the source
 - ⇒ must have zero or near-zero output resistance
- ▷ Resistor values must be accurate to get correct scaling
 - ⇒ e.g. with 12 bits, $MSB = 2^{11} = 2048$ so $\max R / \min R = 2048$, which is a big range to achieve accurately on an integrated circuit




Improved ladder circuit: the R-2R ladder



Binary input $b_3b_2b_1b_0$

R-2R ladder analysis


Each switch S_i is connected either to earth or to the virtual earth of the op-amp



Start at right-hand of ladder and work left

$$I_3 = 2I_2 = 4I_1 = 8I_0$$

R-2R ladder analysis



$$V_0 = 2I_0R$$


$$V_1 = 4I_0R, \quad V_2 = 8I_0R, \quad V_3 = 16I_0R = V_{REF}$$

$$\Rightarrow I_0 = V_{REF}/16R$$

$$V_{out} = -I_0R(8b_3 + 4b_2 + 2b_1 + b_0)$$

$$\Rightarrow V_{out} = -\frac{V_{REF}}{16}(8b_3 + 4b_2 + 2b_1 + b_0)$$


R-2R ladder analysis



Example: $b_3b_2b_1b_0 = 1010$

$$I_f = 8I_0 + 2I_0 = 10I_0$$
$$\Rightarrow V_{out} = -\frac{10}{16}V_{REF}$$

Multiplying DAC (MDAC)




$$V_{R2} = -\frac{V_{REF}}{16}(8b_7 + 4b_6 + 2b_5 + b_4)$$

$$V_{out} = -\frac{V_{R2}}{16}(8b_3 + 4b_2 + 2b_1 + b_0)$$

$$\Rightarrow V_{out} = \frac{V_{REF}}{256}(8b_7 + 4b_6 + 2b_5 + b_4)(8b_3 + 4b_2 + 2b_1 + b_0)$$

Output voltage proportional to the product of the numbers represented by the two binary inputs



DAC as a variable gain amplifier



$$V_{out} = -\frac{20}{16}(8b_3 + 4b_2 + 2b_1 + b_0)V_{in}$$

Analogue-to-digital converter (ADC)

Generates a binary number with value proportional (within rounding error) to applied input voltage



- ★ Output is quantised
- ★ Rounding error up to $\pm \frac{1}{2}$ LSB
- ★ Best performance if max input \approx full scale

ADC Limitations


▷ Output voltage V_{LSB} corresponding to LSB depends on number of bits: $V_{\text{LSB}} = \frac{V_{\text{FS}}}{2^n}$

e.g. if full-scale $V_{\text{FS}} = 1 \text{ V}$ and $n = 12$ bits, then $V_{\text{LSB}} = \frac{1}{4096} = 0.244 \text{ mV}$

▷ Using more bits reduces quantisation error = $\pm \frac{1}{2} V_{\text{LSB}}$ but requires more time to do a conversion

▷ To maximize range of input signal, we usually need to amplify the signal before input to ADC


▷ To avoid aliasing, we usually need to low-pass filter the signal before input to ADC



Types of ADC

- ▷ Parallel (flash) converters
 - ★ Fast conversion
 - ★ Expensive for large n
- ▷ Successive-approximation converters
 - ★ Slower, simpler, and cheaper

Parallel (flash) ADC: comparator




If $|V_2 - V_1|$ is small enough, then

$$V_{out} = A_{OL}(V_+ - V_-) = A_{OL}(V_2 - V_1)$$

But the op amp has no feedback, so $A_{OL} \gg 1$, and in practice we get:


$$V_{out} = \begin{cases} +V_s & \text{if } V_2 > V_1 \\ -V_s & \text{otherwise} \end{cases}$$



Parallel (flash) ADC


For an n -bit flash ADC,
use $2^n - 1$ comparators

2^n resistors generate
 $2^n - 1$ reference voltages
to compare with V_{in}




Parallel (flash) ADC

e.g. $n = 3$:



Parallel (flash) ADC




Fast: very little time required for conversion

Requires lots of components (for large number of bits, higher power consumption and bigger size)



Integrated circuits use lots of silicon for so many resistors and transistors

Expensive: ADCs with high order (large numbers of bits) require very small voltage differences between levels – noise and precision of components are problematic

Successive approximation ADCs (SAADCs)



SAADC



- Works by comparing input signal to test voltage
- Test voltage is generated by DAC (e.g. 6-bit DAC):

$$V_{REF} \left(\frac{b_0}{64} + \frac{b_1}{32} + \frac{b_2}{16} + \frac{b_3}{8} + \frac{b_4}{4} + \frac{b_5}{2} \right)$$

- Programmer runs a simple algorithm:
 - If test voltage $>$ input, reduce test voltage
 - If test voltage $<$ input, increase test voltage
 - Repeat until all bits set
- Only needs 1 comparator
No matching of resistors required
- Needs digital circuits to store values and run programmer
- Conversion takes n cycles to completely define all bits.
- Input signal needs to remain stable for this time and not change by more than $0.5 \times \text{LSB}$

Frequency limitation

Assume the input signal is sinusoidal:

$$V_{\text{in}} = V_a \sin(2\pi ft) = \frac{1}{2} V_{\text{REF}} \sin(2\pi ft)$$

Assume peak-to-peak amplitude is V_{REF}

Maximum allowable variation in input signal is $\frac{1}{2}$ LSB:

$$\Delta V_{\text{in}}^{\text{max}} = \frac{1}{2} \frac{V_{\text{REF}}}{2^n}$$


Rate of change of input:

$$\frac{dV_{\text{in}}}{dt} = \pi f V_{\text{REF}} \sin(2\pi ft)$$

Approximate change in signal over conversion time t_c :

$$\left| \frac{dV_{\text{in}}}{dt} \right| t_c \leq \frac{1}{2} \frac{V_{\text{REF}}}{2^n} \Rightarrow \pi f V_{\text{REF}} t_c \leq \frac{V_{\text{REF}}}{2^{n+1}} \Rightarrow$$

$$f_{\text{max}} = \frac{1}{\pi t_c 2^{n+1}}$$



Frequency limitation example

▷ Assume

★ 8-bit ADC ($n = 8$)

★ total time required for conversion is $10 \mu\text{s}$ ($t_c = 10^{-5}$)


then

$$f_{\max} = \frac{1}{\pi t_c 2^{n+1}} = \frac{1}{\pi \times 10^{-5} \times 2^9} = 62 \text{ Hz}$$

This is very slow \Rightarrow applications are limited

▷ A better alternative is to prevent the input changing during the acquisition process

Sample and hold



Closing the switch charges the capacitor C

The capacitor is charged during time t_a (the **aperture time**): small C implies it charges rapidly

The switch is opened and a second follower op amp supplies the voltage $V_{\text{out}} = V_C$ to input to ADC

$$f_{\text{max}} = \frac{1}{\pi t_a 2^{n+1}}$$

← choose C so that $t_a \ll t_c$

Summary

- ▷ DACs based on op amp summing amplifiers
- ▷ ADCs based on op amp comparators (in parallel or in time sequence)
- ▷ Rely on sampling – aliasing needs to be considered
- ▷ Speed limitations due to conversion time – improved with sample and hold
- ▷ Resolution limits (size of LSB)

Overview of lectures

1. Logical functions and logic gates
2. Low level logic design
3. Binary number representation
4. Binary arithmetic
5. Integration of digital logic components
6. Memory and sequential circuits
7. Design of sequential logic
- 8. Data converters: analogue to digital / digital to analogue**

Please send feedback, comments and corrections to mark.cannon@eng.ox.ac.uk